Static Timing Analysis (STA) Engineer

LeadIC Design

Experience: 4+ yrs
Location: Bengaluru

Required skills

STA
PrimeTime
Timing Closure

Nice to have

Full-Chip STA
SDC

About the role

Lead/Staff STA Engineer responsible for pre-layout and post-layout STA, block-level and full-chip timing signoff, SDC constraints, MCMM, OCV/AOCV/POCV, setup/hold closure, clock analysis and signoff. Strong PrimeTime and Tcl experience required. Work closely with RTL, PD, DFT and cross-site teams through tapeout.

This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.

Similar jobs

SoC Design Verification EngineerLeadIC DesignBengaluru · 4 - 15 yrs · ₹16 - 68 LPA
Analog Layout EngineerLeadIC DesignBengaluru · 4 - 12 yrs
Sr. Robotics EngineerWeekday Partner NetworkBengaluru · 4 - 6 yrs · ₹40 - 80 LPA
STA EngineerHighPoints Technologies India (P) LtdBengaluru · 6 - 12 yrs
Senior Design Verification EngineerSiSoC Semiconductor Technologies Pvt Ltd.Bengaluru · 5 - 10 yrs · ₹25 - 50 LPA
Physical verification EngineerSiSoC Semiconductor Technologies Pvt Ltd.Bengaluru · 2 - 4 yrs · ₹10 - 30 LPA
Senior Embedded EngineerFluxtonBengaluru · 3 - 5 yrs · ₹12 - 18 LPA
Sr. SOC Design Verification EngineerGlobal Talent SimplifiedBengaluru · 10 - 15 yrs
Senior Physical Design EngineerPraxienHyderabad · 5 - 8 yrs
Embedded Software EngineerWoven TalentBengaluru · 1 - 8 yrs · ₹2.5 - 7 LPA
Hardware EngineerTat24 ConsultingBengaluru · 10 - 25 yrs · ₹1 - 25 LPA
Hardware Design EngineerTat24 ConsultingBengaluru · 10 - 22 yrs · ₹1 - 30 LPA