Analog Design Engineer (custom DRAM circuits)
Normal Computing
- Salary
- $200k - $400k
- Location
- Palo Alto or London or New York City
- Job type
- Full-time
Required skills
- Cadence Virtuoso
- Cadence Spectre
- Cadence Assembler
- Cadence Extraction
- Cadence Layout
- Cadence HSMC
- Cadence Characterization
- Python
- Perl
About the role
Developed analog IP from spec to GDSII, taped out and brought up; experience with memory technologies (SRAM, DRAM) at core level; fluent in Cadence flow (Virtuoso, Spectre, Assembler, Extraction, Layout, HSMC, Characterization); deep understanding of noise and variation.
About Normal Computing
Applied AI and silicon hardware/software company serving semiconductor design and manufacturing institutions.
This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.
