ASIC Engineer, Design
Meta
- Salary
- $178k - $250k
- Experience
- 8+ yrs
- Location
- Sunnyvale, California, United States
- Job type
- Full-time
About the role
Bachelor's degree in Computer Science, Computer Engineering, or equivalent practical experience; 8+ years in micro-architecture and RTL development or SoC design; RTL development using Verilog, System Verilog, and HLS.
About Meta
Meta builds technologies that help people connect, find communities, and grow businesses.
This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.
