Job Summary
We are looking for an experienced Physical Design Engineer with 7–12 years of hands-on experience in ASIC physical implementation. The ideal candidate should have strong expertise in Cadence Innovus, TSMC advanced technology nodes, and complete physical design flow from synthesis handoff to tape-out. Experience in achieving timing, power, area, and signal integrity closure for complex SoCs is essential.