Responsible for developing test cases for SoC level verification scenarios.Execute Gate level simulations. Responsible for coverage closureSkill Requirements: Good understanding on C and SV environment, Hands on experience in SV/UVM based testbench development.Good understanding of system level scenarios in ARM based SoC.Basic knowledge in Bus protocols-APB,AHB,AXI Experience in debugging gate level simulations, low power simulations