IP/Sub-system/System development and validation Engineer
AMD
- Salary
- ₹33.4 - 47.7 LPA
- Experience
- 6+ yrs
- Location
- Hyderabad, Telangana, India
- Job type
- Full-time
Required skills
- Vivado
- Verilog
- SystemVerilog
- Xilinx Simulator
- ModelSim
- NC-Verilog
- VCS
- FPGA
- AXI
- PCIe
- Ethernet
- Xilinx SDX
- C
- Assembly
- Tcl
- Python
- Perl
- C-Shell
- SERDES
About the role
M.S., M.Tech, B.E., B.S., or B.Tech in EE, ECE, or CSE and 6+ years of IP, subsystem, or system development and validation experience.
About AMD
Leader in high-performance computing, graphics, and visualization technologies.
This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.