PCIe Subsystem RTL lead
TylSemi
full-time
Required skills
- SystemVerilog
- Verilog
- PCIe
- UVM
- RTL design
- Synthesis and timing
- PNR/Physical Design
- debug instrumentation
About TylSemi
Building chiplet-native infrastructure for high-performance AI systems.
This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.