Senior Design Verification Engineer

MeyvnSystems

Required skills

Website: meyvnsystems.com
Job details:

CMeyvnSystems is Hiring – Design Verification Engineers (Malaysia)

We are looking for Design Verification Engineers with strong experience in:

✅ PCIe

✅ Verilog / SystemVerilog

✅ UVM

✅ IP / SoC Verification

Experience : 4years to 10Years

📍 Location: Malaysia

⏳ Notice Period: Immediate to 30 days

📩 Interested candidates, please share your updated resume at chandini@meyvnsystems.com

Click on Apply to know more.

This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.