About the role
VLSI INTERN
06/2024 – present | Bengaluru, India
Developed and tested Verilog and SystemVerilog code for Intel Altera FPGAs, optimizing RF module functionality
across multiple frequency bands, and conducted hardware testing with custom Python GUIs while implementing I2C,
SPI and UART protocols for seamless communication between the FPGA and external RF modules.