Senior/Staff Engineer, Design Verification
Renesas Electronics
- Experience
- 5+ yrs
- Location
- Bengaluru, Karnataka, India
- Job type
- Full-time
Required skills
- UVM
- SystemVerilog
- AI/ML
- Gate-Level Simulation (GLS)
- Verilog
- C
- C++
- Shell
- Python
- Perl
- TCL
- H.264
About the role
Bachelor’s or master’s degree in electronics engineering and 5–12 years of SoC verification experience, with expertise in UVM, SystemVerilog, coverage closure, simulation, and EDA tools.
About Renesas Electronics
Global provider of embedded semiconductor and system solutions.
This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.
