Flag job

Report

Design Verification Lead

Location

Bengaluru

About the job

Info This job is sourced from a job board

About the role

Job Summary: This role will oversee architecture of a verification environment from scratch. The role involves creating test plans and implementing a top-down DV flow in collaboration with RTL and EDA teams. The candidate should have expertise in SystemVerilog, UVM, and verification methodologies.

Skills

SystemVerilog
UVM
verification methodologies