Principal ASIC Design EngineerMaxLinearfull-timeRequired skillsVerilogSystemVerilogVHDLUVMPythonCSTAAbout MaxLinearDesigning integrated radio-frequency and mixed-signal semiconductor solutions.This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.