FE RTL lead
Ad Astra Consultants
- Location
- Greater Bengaluru Area
- Job type
- Full-time
About the role
Ad Astra Consultants
Website:
adastraconsultants.com
Job details:
Experience: 8 – 12 years
Job Description:
- SoC RTL Design Engineer with 8 – 12 years’ experience
- Expertise in writing RTL in Verilog and System Verilog
- Knowledge of ARM based bus protocols like CHI, AXI, AHB, APB, PCIe is must
- Hands-on experience in integration of PCIe and Ethernet IPs, chip IO integration
- Hands-on experience in design static checks like Lint, CDC, RDC, CLP, UPF
- Working knowledge of GIT is preferred
- Education: Master's degree or equivalent in EE or Computer Engineering (CE)
- Excellent analytical, and problem-solving skills
Mandatory skills:
- Experience in ARM Architecture based SoC design
- Any candidate with PCIE/USB/Ethernet experience is good.
- Prior experience with Lint, CDC STA, UPF, CLP tools is must.
- Should have good understanding of SoC design flows
- Good technical leadership skills with ability to guide the team members on SoC execution
- Expertise in SoC architecture and mapping the architecture spec to implementation level details
Click on Apply to know more.
This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.
_1571284694965.jpeg){kind=logo}