Radiant Semiconductors Pvt.Ltd
Website:
radiantsemi.com
Job details:
We are looking for a Design Verification (DV) Engineer with strong expertise in Ethernet protocols to join our verification team. The candidate will be responsible for verifying complex networking IPs (MAC/PCS/PHY) and ensuring high-quality silicon delivery.
Responsibilities
- Develop and execute verification plans for Ethernet IPs.
- Build and maintain UVM/SystemVerilog-based benches.
- Create cases, sequences, scoreboards, and coverage models.
- Debug RTL issues and analyse failures using simulation tools.
- Work closely with design, architecture, and physical design teams.
- Ensure functional and code coverage closure.
- Participate in review cycles (test plan, code, coverage).
Requirements
- Strong hands-on experience in SystemVerilog and UVM.
- Good understanding of Ethernet protocols (1G / 10G / 25G / 40G / 100G).
- Knowledge of MAC, PCS, and PHY layers.
- Experience in verification methodologies (UVM, OVM/VMM).
- Debugging skills using tools like Verdi / SimVision / DVE.
- Experience with coverage-driven verification.
- Familiarity with protocol compliance and packet-level debugging.
Good To Have
- Experience with AXI / AHB / APB interfaces.
- Knowledge of SerDes / high-speed interfaces.
- Scripting knowledge in Python / Perl / Shell.
- Exposure to emulation / FPGA prototyping.
This job was posted by Prathyush Vashista from Radiant Semiconductors.
Click on Apply to know more.