Sr. Engineer, ASIC Design
Ayar Labs
- Salary
- $160k - $192k
- Experience
- 1+ yrs
- Location
- San Jose, California, United States
- Job type
- Full-time
Required skills
- Verilog
- Xcelium
- VCS
- Questa
- Python
- C
- C++
About Ayar Labs
Develops optical interconnect technology for high-speed data movement.
This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.