Technical Lead Design Verification Engineer
Astera Labs
- Salary
- $147k - $195k
- Experience
- 5+ yrs
- Location
- San Jose, California, United States
- Job type
- Full-time
Required skills
- SystemVerilog
- UVM
- C
- C++
- Python
About Astera Labs
Designs connectivity solutions for cloud and AI infrastructure.
This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.