Senior Principal Physical Design Engineer
Astera Labs
- Experience
- 6+ yrs
- Location
- Bengaluru, Karnataka, India
- Job type
- Full-time
Required skills
- Cadence
- Synopsys
- System Verilog
- Verilog
- Python
- Perl
- DFT
About the role
Bachelor's in EE/Computer required, Master's preferred; 6+ years SoC/silicon experience; hands-on synthesis, place and route, CTS, STA, physical verification; Cadence/Synopsys tools; Verilog/SystemVerilog; DFT; Python/Perl scripting.
About Astera Labs
Provider of connectivity solutions for AI data centers.
This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.
