Principal Verification Engineer
Astera Labs
- Salary
- $185k - $230k
- Experience
- 8+ yrs
- Location
- San Jose, California, United States
- Job type
- Full-time
Required skills
- SystemVerilog
- UVM
- C
- C++
- Python
About the role
Bachelor's in Electrical Engineering (Master's preferred); 8+ years SoC verification experience; expertise in SystemVerilog/UVM; proficiency with simulators, version control, and regression systems; strong debugging and coverage analysis skills.
About Astera Labs
Provider of connectivity solutions for AI data centers.
This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.
