Principal Digital Design Engineer
Astera Labs
- Salary
- $185k - $240k
- Experience
- 8+ yrs
- Location
- San Jose, California, United States
- Job type
- Full-time
Required skills
- RTL
- Synopsys
- Cadence
- UVM
- Python
- C
About the role
Bachelor's in EE required, Master's preferred; 8+ years developing complex SoC/silicon for networking or storage; expertise in high-speed protocols (PCIe, Ethernet); front-end design including RTL, synthesis, DFT; authorized to work in US.
About Astera Labs
Provider of connectivity solutions for AI data centers.
This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.
.png1515730801002){kind=logo}
