Website:
Job details:
Company Description XQwave Pvt Ltd (formerly Obsidian Solutions) is a technology consulting company specializing in semiconductor ASIC design services and embedded software development, delivering end-to-end solutions from specification through design and development to first-pass silicon success. The company partners with customers to accelerate time-to-market while maintaining a strong focus on new product innovation. With a deep understanding of the semiconductor industry, mature development processes, and access to current and emerging technologies, XQwave supports complex product and system development. The organization offers capabilities across design, verification, physical design, analog, and embedded software. XQwave is founded and led by professionals with over 100 years of combined semiconductor industry experience.
Role Description This is a full-time, on-site ASIC RTL Design Engineer role based in Bengaluru. The ASIC RTL Design Engineer will be responsible for translating specifications into high-quality RTL code, developing micro-architectures, and ensuring functional correctness and design efficiency. The role involves collaborating closely with system architects, verification, and physical design teams to define interfaces, resolve design issues, and support integration. Day-to-day tasks include RTL coding, lint and CDC checks, synthesis-friendly design, timing-aware coding, and participation in design and code reviews. The engineer will also assist with debug, support formal and simulation-based verification activities, and contribute to design documentation and continuous process improvement.
Qualifications
- Strong digital and Logic Design skills, including understanding of micro-architecture, SoC/block-level design, and timing concepts.
- Hands-on experience in RTL Design and RTL Coding using HDLs such as Verilog or SystemVerilog, with a focus on synthesizable, reusable, and maintainable code.
- Familiarity with Physical Design interaction, including awareness of synthesis constraints, timing closure considerations, and design-for-test (DFT) guidelines.
- Knowledge of Formal Verification methods and tools, and ability to collaborate with verification teams on coverage, assertions, and debug.
- Bachelor’s or Master’s degree in Electronics, Electrical Engineering, VLSI, or a related field.
- Experience with industry-standard EDA tools for RTL design, linting, synthesis, and static checks is preferred.
- Strong analytical and problem-solving abilities, attention to detail, and capability to work effectively in cross-functional engineering teams.
- Good written and verbal communication skills, with the ability to document designs and present technical information clearly.
Click on Apply to know more.