Senior Engineer- Modelling
Arm
- Experience
- 5+ yrs
- Location
- Bengaluru, Karnataka, India
- Job type
- Full-time
Required skills
- Verilog
- SystemVerilog
- Python
- Tcl
- Perl
- Git
- Gerrit
About the role
Bachelor's or Master's in Electronics, Electrical, or Computer Engineering; 5+ years proven experience in ASIC/SoC design flows, modeling, and verification; proficiency in Verilog, SystemVerilog, Python, Tcl, shell scripting, or Perl; strong analytical and debugging skills.
About Arm
The architecture of the future.
This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.
.png1515730801002){kind=logo}
