Member of Technical Staff - Physical Design
Architect
- Location
- Palo Alto or Bangalore
- Job type
- Full-time
Required skills
- PDK
- Synopsys Fusion Compiler
- Synopsys ICC2
- Cadence Innovus
- Tcl
- Python
- GAA
About the role
Multiple production tapeouts and direct 2nm or 3nm physical implementation and signoff experience; advanced-node PD methodology development; Synopsys or Cadence EDA expertise; Tcl and Python automation skills.
About Architect
Private AI lab designing and verifying custom silicon for semiconductor companies, AI labs, workload companies, and nations.
This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.
