Analog Layout Engineer

CoreIC Technologies

About the role

Website: coreictech.com
Job details:

Analog Layout Design

✔️ Experience in TSMC lower nodes(2nm/3nm/5nm/7nm)

✔️ Matching Techniques

✔️ DRC/LVS Verification

✔️ Understanding of parasitics & layout optimization

✔️ Hands-on experience with industry-standard EDA tools

Click on Apply to know more.

This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.