Sr. Debug Engineer - PCIe/CXL, RAS, Memory
AMD
- Experience
- 10+ yrs
- Location
- Santa Clara, California, United States
- Job type
- Full-time
Required skills
- Python
- C++
- Perl
- Ruby
- JTAG
- SCAN
- protocol analyzer
About the role
10+ years experience in RAS, PCIe/CXL, memory, MCA debug; Bachelor's or Master's in computer/electrical engineering; programming skills in Python, C++, Perl, Ruby; experience with debug tools and post-silicon validation.
About AMD
Leader in high-performance computing, graphics, and visualization technologies.
This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.
