Design Verification Lead
AMD
- Salary
- $200k - $300k
- Experience
- 10+ yrs
- Location
- San Jose, California, United States
- Job type
- Full-time
Required skills
- UVM
- SystemVerilog
- Verilog
- PCIe
- CXL
- Ethernet
- Python
- Perl
- HLS
About the role
Minimum 10 years UVM design verification experience; Bachelor's or Master's in EE/CE/CS or related; expertise in SystemVerilog/Verilog, UVM, high-speed protocol verification (PCIe, CXL, Ethernet); scripting with Python/Perl; technical leadership and mentoring.
About AMD
Designs and manufactures computer processors and graphics technology.
This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.
