FPGA Silicon Design Verification Engineer
Altera Digital Health
- Experience
- 5+ yrs
- Location
- Bengaluru, Karnataka, India
- Job type
- Full-time
Required skills
- System Verilog
- UVM
- Verilog
- Perl
- Python
- Java
- Intel Quartus
- Xilinx Vivado
About the role
MSEE/BSEE or equivalent with 5+ years IP/SoC design verification experience; strong System Verilog, UVM, Verilog; coverage-based verification with assertions; PCIe knowledge required; Perl, Python, Java, Intel Quartus or Xilinx Vivado a plus.
About Altera Digital Health
Independent designer and manufacturer of programmable logic devices.
This page is fully interactive when JavaScript is enabled. Please enable JavaScript to apply or browse related roles.
